



**Dual Gate, N-Channel Enhancement-Mode MOSFET**

**Product Summary**

	V <sub>DS</sub> (V)	r <sub>DS(on)</sub> (Ω)	I <sub>D</sub> (A)
Gate 1	30	0.022 @ V <sub>GS</sub> = 10 V	± 7.7
		0.03 @ V <sub>GS</sub> = 4.5 V	± 6.4
Gate 2		0.25 @ V <sub>GS</sub> = 10 V	± 2.0
		0.40 @ V <sub>GS</sub> = 4.5 V	± 1.5

**TrenchFET™**  
Power MOSFETs



**Absolute Maximum Ratings (T<sub>A</sub> = 25° C Unless Otherwise Noted)**

Parameter	Symbol	Gate 1	Gate 2	Unit	
Drain-Source Voltage	V <sub>DS</sub>	30		V	
Gate-Source Voltage	V <sub>GS</sub>	± 20			
Continuous Drain Current (T <sub>J</sub> = 150° C) <sup>a</sup>	I <sub>D</sub>	T <sub>A</sub> = 25° C	± 7.7	± 6.4	A
		T <sub>A</sub> = 70° C	± 4.4	± 6.0	
Pulsed Drain Current	I <sub>DM</sub>	± 40	± 4.0		
Continuous Source Current (Diode Conduction) <sup>a</sup>	I <sub>S</sub>	2			
Maximum Power Dissipation <sup>a</sup>	P <sub>D</sub>	T <sub>A</sub> = 25° C	2.3		W
		T <sub>A</sub> = 70° C	1.0		
Operating Junction and Storage Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	-55 to 150		°C	

**Thermal Resistance Ratings**

Parameter	Symbol	Gate 1 or Gate 2	Unit
Maximum Junction-to-Ambient <sup>a</sup>	R <sub>thJA</sub>	55	°C/W

Notes

a. Surface Mounted on FR4 Board, t ≤ 10 sec.

Updates to this data sheet may be obtained via facsimile by calling Siliconix FaxBack, 1-408-970-5600. Please request FaxBack document #70657.







**Specifications ( $T_J = 25^\circ\text{C}$  Unless Otherwise Noted)**

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit	
<b>Static</b>							
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}, I_D = 250 \mu\text{A}$	1			V	
Gate-Body Leakage	$I_{GSS}$	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$			$\pm 100$	nA	
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = 30 \text{ V}, V_{GS} = 0 \text{ V}$			1	$\mu\text{A}$	
		$V_{DS} = 30 \text{ V}, V_{GS} = 0 \text{ V}, T_J = 55^\circ\text{C}$			5		
On-State Drain Current <sup>a</sup>	$I_{D(on)}$	$(G_1 = G_2) V_{DS} = 5 \text{ V}, V_{GS} = 10 \text{ V}$	40			A	
Drain-Source On-State Resistance <sup>a</sup>	$r_{DS1(on)}$	$(G_1 = G_2) V_{GS} = 10 \text{ V}, I_D = 7.7 \text{ A}$		0.017	0.022	$\Omega$	
		$(G_1 = G_2) V_{GS} = 4.5 \text{ V}, I_D = 6.4 \text{ A}$		0.021	0.03		
	$r_{DS2(on)}$	$V_{G1S} = 0 \text{ V}, V_{G2S} = 10 \text{ V}, I_D = 2.0 \text{ A}$		0.20	0.25		
		$V_{G1S} = 0 \text{ V}, V_{G2S} = 4.5 \text{ V}, I_D = 0.3 \text{ A}$		0.30	0.40		
Forward Transconductance <sup>a</sup>	$g_{fs}$	$V_{DS} = 15 \text{ V}, I_D = 7.7 \text{ A}$		21		S	
Diode Forward Voltage <sup>a</sup>	$V_{SD}$	$I_S = 2 \text{ A}, V_{GS} = 0 \text{ V}$		0.72	1.1	V	
<b>Dynamic<sup>b</sup></b>							
Total Gate Charge	$Q_g$	Gate 1 $V_{DS} = 15 \text{ V}, V_{GS(1,2)} = 10 \text{ V}, I_D = 7.7 \text{ A}$  Gate 2 $V_{DS} = 15 \text{ V}, V_{GS(1)} = 0 \text{ V}, V_{GS(2)} = 10 \text{ V}, I_D = 2.0 \text{ A}$	Gate 1		34	60	nC
			Gate 2		2.2	5	
Gate-Source Charge	$Q_{gs}$		Gate 1		6.5		
			Gate 2		0.5		
Gate-Drain Charge	$Q_{gd}$		Gate 1		5.2		
			Gate 2		0.28		
Turn-On Delay Time	$t_{d(on)}$	$V_{DD} = 15 \text{ V}, R_L = 15 \Omega$ $I_D \cong 1 \text{ A}, V_{GEN} = 10 \text{ V}, R_G = 6 \Omega$		12	15	ns	
Rise Time	$t_r$			9	20		
Turn-Off Delay Time	$t_{d(off)}$			55	80		
Fall Time	$t_f$			15	30		
Source-Drain Reverse Recovery Time	$t_{rr}$		$I_F = 2 \text{ A}, di/dt = 100 \text{ A}/\mu\text{s}$		40		60






## Notes

- a. Pulse test; pulse width  $\leq 300 \mu\text{s}$ , duty cycle  $\leq 2\%$ .  
 b. Guaranteed by design, not subject to production testing.

**Typical Characteristics ( $V_{G1} = V_{G2}$ , 25°C Unless Noted)**



## Typical Characteristics ( $V_{G1} = V_{G2}$ , $25^{\circ}\text{C}$ Unless Otherwise Noted)



**Typical Characteristics ( $V_{G1} = 0$  V,  $25^{\circ}$  C Unless Noted)**

